Files
nixpkgs/pkgs/by-name/xs/xschem/package.nix
Dark Steveneq 646b892680
Some checks failed
Periodic Merges (6h) / master → staging-nixos (push) Failing after 12m50s
Periodic Merges (6h) / master → staging-next (push) Failing after 12m54s
Periodic Merges (24h) / merge-base(master,staging) → haskell-updates (push) Failing after 11m54s
Periodic Merges (6h) / staging-next → staging (push) Failing after 12m13s
Periodic Merges (24h) / staging-next-25.05 → staging-25.05 (push) Failing after 13m24s
Periodic Merges (24h) / release-25.05 → staging-next-25.05 (push) Failing after 14m28s
push sheeet
2025-10-09 14:15:47 +02:00

59 lines
1.2 KiB
Nix

{
stdenv,
fetchFromGitHub,
lib,
bison,
cairo,
flex,
libX11,
libXpm,
pkg-config,
tcl,
tk,
}:
stdenv.mkDerivation rec {
pname = "xschem";
version = "3.4.7";
src = fetchFromGitHub {
owner = "StefanSchippers";
repo = "xschem";
rev = version;
hash = "sha256-ye97VJQ+2F2UbFLmGrZ8xSK9xFeF+Yies6fJKurPOD0=";
};
nativeBuildInputs = [
bison
flex
pkg-config
];
buildInputs = [
cairo
libX11
libXpm
tcl
tk
];
hardeningDisable = [ "format" ];
meta = with lib; {
broken = stdenv.hostPlatform.isDarwin;
description = "Schematic capture and netlisting EDA tool";
longDescription = ''
Xschem is a schematic capture program, it allows creation of
hierarchical representation of circuits with a top down approach.
By focusing on interfaces, hierarchy and instance properties a
complex system can be described in terms of simpler building
blocks. A VHDL or Verilog or Spice netlist can be generated from
the drawn schematic, allowing the simulation of the circuit.
'';
homepage = "https://xschem.sourceforge.io/stefan/";
license = licenses.gpl2Plus;
maintainers = with maintainers; [ fbeffa ];
platforms = platforms.all;
};
}