646b892680
Some checks failed
Periodic Merges (6h) / master → staging-nixos (push) Failing after 12m50s
Periodic Merges (6h) / master → staging-next (push) Failing after 12m54s
Periodic Merges (24h) / merge-base(master,staging) → haskell-updates (push) Failing after 11m54s
Periodic Merges (6h) / staging-next → staging (push) Failing after 12m13s
Periodic Merges (24h) / staging-next-25.05 → staging-25.05 (push) Failing after 13m24s
Periodic Merges (24h) / release-25.05 → staging-next-25.05 (push) Failing after 14m28s
8 lines
125 B
Verilog
8 lines
125 B
Verilog
module helloworld (
|
|
input wire[7:0] a,
|
|
input wire[7:0] b,
|
|
output wire[7:0] c,
|
|
);
|
|
assign c = a + b;
|
|
endmodule
|